DS05-11124-1E

# MEMORY Unbuffered

# 2 M imes 72 BIT SYNCHRONOUS DYNAMIC RAM DIMM

# MB8502S072BZ-75/-102/-10

168-pin, 4 Clock, 1-bank, based on 2 M×8 Bit SDRAMs with SPD

#### **■ DESCRIPTION**

The Fujitsu MB8502S072BZ is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of nine MB81F16822B devices which organized as two banks of 2 M  $\times$  8 bits and a 2K-bit serial EEPROM on a 168-pin glass-epoxy substrate.

The MB8502S072BZ features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8502S072BZ is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.


#### **■ PRODUCT LINE & FEATURES**

Par	rameter	MB8502S072BZ-75	MB8502S072BZ-75 MB8502S072BZ-102			
Clock Frequency	·	133 MHz max.	100 MHz max.	100 MHz max.		
Burst Mode Cycl	Burst Mode Cycle Time		10 ns max.	10 ns max.		
Output Valid from	n Clock	6 ns max.(CL=3)	6 ns max. (CL = 2)	6 ns max. (CL = 3)		
Power	Two Banks Active	4860 mW max.	4536 mW max.	3888 mW max.		
Dissipation	Self Refresh Mode		12.96 mW max.			

- Unbuffered 168-pin DIMM Socket Type (Lead pitch: 1.27 mm)
- Conformed to JEDEC Standard (4 CLK)
- Organization: 2,097,152 words × 72 bits
- Memory: MB81F16822B (2 M × 8, 2-bank) × 9 pcs.
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTL compatible
- Conformed to Intel PC/100 spec

- 4096 Refresh Cycle every 65.6 ms
- · Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM: JEDEC Standard SPD Format
- · Module size:

1.35" (height)  $\times$  5.25" (length)  $\times$  0.157" (thickness)




#### **Package and Ordering Information**

- 168-pin DIMM, order as MB8502S072BZ-xxDG (DG = Gold Pad)

#### **■ PIN ASSIGNMENTS**

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	Vss	29	DQMB <sub>1</sub>	57	DQ18	85	Vss	113	DQMB₅	141	DQ <sub>50</sub>
2	DQ <sub>0</sub>	30	CS <sub>0</sub>	58	DQ <sub>19</sub>	86	DQ <sub>32</sub>	114	N.C.	142	DQ <sub>51</sub>
3	DQ <sub>1</sub>	31	N.C.	59	Vcc	87	DQ33	115	RAS	143	Vcc
4	DQ <sub>2</sub>	32	Vss	60	DQ <sub>20</sub>	88	DQ34	116	Vss	144	DQ52
5	DQ <sub>3</sub>	33	<b>A</b> 0	61	N.C.	89	DQ35	117	<b>A</b> 1	145	N.C.
6	Vcc	34	<b>A</b> 2	62	N.C.	90	Vcc	118	Аз	146	N.C.
7	DQ4	35	A4	63	N.C.	91	DQ36	119	<b>A</b> 5	147	N.C.
8	DQ <sub>5</sub>	36	<b>A</b> 6	64	Vss	92	DQ <sub>37</sub>	120	A <sub>7</sub>	148	Vss
9	DQ <sub>6</sub>	37	<b>A</b> 8	65	DQ <sub>21</sub>	93	DQ38	121	<b>A</b> 9	149	DQ53
10	DQ <sub>7</sub>	38	A <sub>10</sub>	66	DQ <sub>22</sub>	94	DQ39	122	BA <sub>0</sub>	150	DQ <sub>54</sub>
11	DQ <sub>8</sub>	39	N.C.	67	DQ <sub>23</sub>	95	DQ <sub>40</sub>	123	N.C.	151	DQ <sub>55</sub>
12	Vss	40	Vcc	68	Vss	96	Vss	124	Vcc	152	Vss
13	DQ <sub>9</sub>	41	Vcc	69	DQ <sub>24</sub>	97	DQ <sub>41</sub>	125	CLK <sub>1</sub>	153	DQ <sub>56</sub>
14	DQ <sub>10</sub>	42	CLK <sub>0</sub>	70	DQ <sub>25</sub>	98	DQ <sub>42</sub>	126	N.C.	154	DQ <sub>57</sub>
15	DQ <sub>11</sub>	43	Vss	71	DQ <sub>26</sub>	99	DQ <sub>43</sub>	127	Vss	155	DQ58
16	DQ <sub>12</sub>	44	N.C.	72	DQ <sub>27</sub>	100	DQ <sub>44</sub>	128	CKE <sub>0</sub>	156	DQ <sub>59</sub>
17	DQ <sub>13</sub>	45	CS <sub>2</sub>	73	Vcc	101	DQ <sub>45</sub>	129	N.C.	157	Vcc
18	Vcc	46	DQMB <sub>2</sub>	74	DQ <sub>28</sub>	102	Vcc	130	DQMB <sub>6</sub>	158	DQ <sub>60</sub>
19	DQ <sub>14</sub>	47	DQMB <sub>3</sub>	75	DQ <sub>29</sub>	103	DQ <sub>46</sub>	131	DQMB <sub>7</sub>	159	DQ <sub>61</sub>
20	DQ <sub>15</sub>	48	N.C.	76	DQ <sub>30</sub>	104	DQ <sub>47</sub>	132	N.C.	160	DQ <sub>62</sub>
21	CB <sub>0</sub>	49	Vcc	77	DQ <sub>31</sub>	105	CB <sub>4</sub>	133	Vcc	161	DQ <sub>63</sub>
22	CB <sub>1</sub>	50	N.C.	78	Vss	106	CB <sub>5</sub>	134	N.C.	162	Vss
23	Vss	51	N.C.	79	CLK <sub>2</sub>	107	Vss	135	N.C.	163	CLK <sub>3</sub>
24	N.C.	52	CB <sub>2</sub>	80	N.C.	108	N.C.	136	CB <sub>6</sub>	164	N.C.
25	N.C.	53	CB <sub>3</sub>	81	N.C.	109	N.C.	137	CB <sub>7</sub>	165	SA <sub>0</sub>
26	Vcc	54	Vss	82	SDA	110	Vcc	138	Vss	166	SA <sub>1</sub>
27	WE	55	DQ <sub>16</sub>	83	SCL	111	CAS	139	DQ <sub>48</sub>	167	SA <sub>2</sub>
28	DQMB <sub>0</sub>	56	DQ <sub>17</sub>	84	Vcc	112	DQMB <sub>4</sub>	140	DQ <sub>49</sub>	168	Vcc



#### **■ PIN DESCRIPTIONS**

Symbol	I/O	Function	Symbol	I/O	Function
A <sub>0</sub> to A <sub>10</sub> , BA <sub>0</sub>	I	Address Input	DQo to DQ63	I/O	Data Input/Data Output
RAS	I	Row Address Strobe	CB <sub>0</sub> to CB <sub>7</sub>	I/O	ECC Data Input/Output
CAS	I	Column Address Strobe	Vcc	_	Power Supply (+3.3 V)
WE	I	Write Enable	Vss	_	Ground (0 V)
DQMB <sub>0</sub> to DQMB <sub>7</sub>	I	Data (DQ) Mask	N.C.	_	No Connection
CLK₀ to CLK₃	I	Clock Input	SA <sub>0</sub> to SA <sub>2</sub>	I	Serial PD Address Input
CKE <sub>0</sub>	I	Clock Enable	SCL	I	Serial PD Clock
CS <sub>0</sub> , CS <sub>2</sub>	I	Chip Select	SDA	I/O	Serial PD Address/Data Input/Output

#### **■ SERIAL-PD INFORMATION**

Byte	Function Described			Hex Value	•
Буш	Fullction Described		-75	-102	-10
0	Defines Number of Bytes Written into	128 Byte	80h	80h	80h
	Serial Memory at Module Manufacture				
1	Total Number of Bytes of SPD Memory Device	256 Byte	08h	08h	08h
2	Fundamental Memory Type	SDRAM	04h	04h	04h
3	Number of Row Addresses	11	0Bh	0Bh	0Bh
4	Number of Column Addresses	9	09h	09h	09h
5	Number of Module Banks	1 bank	01h	01h	01h
6	Data Width	72 bit	48h	48h	48h
7	Data Width (Continuation)	+0	00h	00h	00h
8	Interface Type	LVTTL	01h	01h	01h
9	SDRAM Cycle Time (Highest CAS Latency)	7.5/10/10 ns	75h	A0h	A0h
10	SDRAM Access from Clock (Highest CAS Latency)	6/6/6 ns	60h	60h	60h
11	DIMM Configuration Type	ECC	02h	02h	02h
12	Refresh Rate/Type	Self, Normal	80h	80h	80h
13	Primary SDRAM Width	×8	08h	08h	08h
14	Error Checking SDRAM Width	×8	08h	08h	08h
15	Minimum Clock Delay for Back to Back Random Column	1 Cycle	01h	01h	01h
	Addresses				
16	Burst Lengths Supported	1, 2, 4, 8, Page	8Fh	8Fh	8Fh
17	Number of Banks on Each SDRAM Device	2 bank	02h	02h	02h
18	CAS Latency	2, 3	06h	06h	06h
19	CS Latency	0	01h	01h	01h
20	Write Latency	0	01h	01h	01h
21	SDRAM Module Attributes	UN-buffer	00h	00h	00h
22	SDRAM Device Attributes	*1	06h	06h	06h
23	SDRAM Cycle Time (2nd. Highest CAS Latency)	11.5/10/15 ns	B5h	A0h	A5h
24	SDRAM Access from Clock (2nd. Highest CAS Latency)	7/6/8 ns	70h	60h	80h
25	SDRAM Cycle Time (3rd. Highest CAS Latency)	No Support	00h	00h	00h
26	SDRAM Access from Clock (3rd. Highest CAS Latency)	No Support	00h	00h	00h
27	Minimum Row Precharge Time (trp)	22.5/20/30 ns	17h	14h	1Eh
28	Row Activate to Row Activate Min. (trrd)	15/20/20 ns	0Fh	14h	14h
29	RAS to CAS Delay Min. (trcd)	22.5/20/30 ns	17h	14h	1Eh
30	Minimum RAS Pulse Width	45/50/50 ns	2Dh	32h	32h
31	Module Bank Density	16 MByte	04h	04h	04h
32 to 61	Unused Storage Locations	_	00h	00h	00h
62	SPD Data Revision Code	1	01h	01h	01h
63	Checksum for Byte 0 to 62	*2	85h	8Fh	C8h
64 to 98	Manufacturer's Information: Unused Storage	_	00h	00h	00h
99 to 125		_	00h	00h	00h
126	Intel Specification Frequency	66 MHz	66h	66h	66h
127	Intel Specification CAS Latency Support	CL = 2	02h	02h	02h
128+	Unused Storage Locations	_	_	_	_


**Note:** Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

#### \*1. Byte 22: SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	Upper Vcc tolerance	Lower Vcc tolerance	Supports Write 1 /Read Burst	Supports Precharge All	Supports Auto- Precharge	Supports Early RAS Precharge
0	0	0	0	0	1	1	0

<sup>\*2.</sup> byte 63: Checksum for Bytes 0 to 62

This byte is the checksum for bytes 0 through 62. This byte contains the value of the low 8-bits of the arithmetic sum of bytes 0 through 62.



#### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Va	Unit		
Faranteter	Symbol	Min.	Max.	Onic	
Supply Voltage*	Vcc	-0.5	+4.6	V	
Input Voltage*	Vin	-0.5	+4.6	V	
Output Voltage*	Vouт	-0.5	+4.6	V	
Storage Temperature	Тѕтс	<b>–</b> 55	+125	°C	
Power Dissipation	PD	_	11.7	W	
Output Current (D.C.)	Іоит	-50	+50	mA	

<sup>\*:</sup> Voltages referenced to Vss (= 0 V)

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### **■ RECOMMENDED OPERATING CONDITIONS**

Doromotor	Notes	Symbol		Unit			
Parameter	Notes	Symbol	Min.	Тур.	Max.	Onit	
Cumhi Valtaga		Vcc	3.0	3.3	3.6	V	
Supply Voltage		Vss	0	0	0	V	
Input High Voltage, All Inputs	*1	ViH	2.0	_	Vcc +0.5	V	
Input Low Voltage, All Inputs	*2	VIL	-0.5	_	0.8	V	
Ambient Temperature		TA	0	_	+70	°C	

<sup>\*1.</sup> Overshoot limit : V<sub>IH</sub> (max.) = TBD

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

<sup>\*2.</sup> Undershoot limit :  $V_{\perp}$  (min) = -1.5 V AC (Pulse Width  $\leq 5$  ns)

#### **■ CAPACITANCE**

 $(Vcc = +3.3 \text{ V}, f = 1 \text{ MHz}, T_A = +25^{\circ}C)$ 

Parame	10 m	Cumbal	Va	lue	Unit
Parame	lei	Symbol	Min.	Max.	Offic
	A <sub>0</sub> to A <sub>10</sub> , BA <sub>0</sub>	C <sub>IN1</sub>	_	62	pF
	RAS, CAS, WE	CIN2	_	67	pF
	CS <sub>0</sub> , CS <sub>2</sub>	Сімз	_	36	pF
Input Conscitones	CKEo	CIN4	_	62	pF
Input Capacitance	CLKo to CLK3	CIN5	_	45	pF
	DQMB <sub>0</sub> to DQMB <sub>7</sub>	C <sub>IN6</sub>	_	21	pF
	SCL	Cscl	_	6	pF
	SA <sub>0</sub> , SA <sub>1</sub> , SA <sub>2</sub>	Csa	_	6	pF
	SDA	CSDA	_	6	pF
Input/Output Capacitance	DQo to DQ63	CDQ	_	13	pF
	CB <sub>0</sub> to CB <sub>7</sub>	Ссв	_	13	pF

#### **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.)

Donomoton Notes		Comple at	0	Va	lue	11:4
Parameter Notes		Symbol	Condition	Min.	Max.	Unit
	MB8502S072BZ-75		Burst Length = 4,		900	mA
	MB8502S072BZ-102	Icc1s	t <sub>RC</sub> = min for BL = 4, t <sub>CK</sub> = min, One Bank Active,	_	900	mA
Operating Current (Average Power *1	MB8502S072BZ-10		Outputs Open, 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		720	mA
(Average Power *1 Supply Current)	MB8502S072BZ-75		Burst Length = 4,		1350	mA
	MB8502S072BZ-102	I <sub>CC1D</sub>	trc = min for BL = 4, tck = min,	_	1260	mA
	MB8502S072BZ-10		All Banks Active, Outputs Open, 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		1080	mA
		Ісс2Р	CKE = $V_{IL}$ , $t_{CK}$ = min, All Banks Idle, Power Down Mode, $0 \text{ V} \leq V_{IN} \leq V_{CC}$	_	3.6	mA
Precharge Standby Current (Power Supply Current)		Icc2PS	$\label{eq:cke} \begin{split} & CKE = V_{IL}, \\ & CLK = V_{IH} \text{ or } V_{IL}, \\ & All Banks Idle, \\ & Power Down Mode, \\ & 0 \ V \leq V_{IN} \leq V_{CC} \end{split}$		3.6	mA
*1	MB8502S072BZ-75		CKE = VIH, tck = min,		243	
	MB8502S072BZ-102	ICC2N	All Banks Idle,	_	180	mA
	MB8502S072BZ-10		$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}}$		180	
		Icc2ns	CKE = V <sub>IH</sub> , CLK = V <sub>IH</sub> or V <sub>IL</sub> , All Banks Idle, Input Signal are Stable, 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		135	mA
		Іссзр	$ \begin{aligned} \text{CKE} &= \text{V}_{\text{IL}},  \text{tck} = \text{min}, \\ \text{Any Bank Active}, \\ \text{0 V} &\leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}} \end{aligned} $	_	45	mA
Active Standby Current (Power Supply Current)		Іссзрѕ	$ \begin{array}{l} CKE = V_{IL}, \\ CLK = V_{IH} \text{ or } V_{IL}, \\ Any \text{ Bank Active,} \\ 0  V \leq V_{IN} \leq V_{CC} \\ \end{array} $	_	27	mA
*1	MB8502S072BZ-75		CKE = VIH, tck = min,		486	
	MB8502S072BZ-102	Іссзи	Any Bank Active,	_	360	mA
	MB8502S072BZ-10		0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		360	
		Іссзиѕ	CKE = V <sub>IH</sub> , CLK = V <sub>IH</sub> or V <sub>IL</sub> , Any Bank Active, 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	_	225	mA

(Continued)

#### (Continued)

Parameter	Notes		Symbol	Condition	Va	lue	Unit
Parameter	Notes		Symbol	Condition	Min.	Max.	Onit
Burst Mode Current		MB8502S072BZ-75		tck = min, Gapless data, Burst Length = 4,	_	1350	mA
(Average Power	*1	MB8502S072BZ-102	Icc4	Outputs open,	_	1080	mA
Supply Current)		MB8502S072BZ-10		Multiple-banks Active, $0 \text{ V} \leq V_{IN} \leq V_{CC}$	_	1080	mA
Auto-refresh Current		MB8502S072BZ-75		Auto Refresh,	_	900	mA
(Average Power	*1	MB8502S072BZ-102	Icc5	tck = min, trc = min,	_	720	mA
Supply Current)		MB8502S072BZ-10		0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	_	720	mA
Self-refresh Current			Icc6	Self-refresh, $tc\kappa = min$ , $CKE \le 0.2 \text{ V}$ , $0 \text{ V} \le \text{V}_{IN} \le \text{V}_{CC}$	_	3.6	mA
	rage Power Supply Current)		ICC6A	Asynchronous Self- refresh (by CLK stop) CKE $\leq$ 0.2 V, CLK = V <sub>IL</sub> , 0 V $\leq$ V <sub>IN</sub> $\leq$ V <sub>CC</sub>	_	3.6	mA
Input Leakage Currer	Current (All Inputs)		lu	$0 \text{ V} \le V_{\text{IN}} \le V_{\text{CC}}$ All other pins not under test = 0 V $3.0 \text{ V} \le V_{\text{CC}} \le 3.6 \text{ V}$	-50	50	μΑ
Output Leakage Curr	ıkage Current		ILO	Output is disabled (Hi-Z) $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$ $3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}$	-10	10	μΑ
LVTTL Output High Voltage			Vон	lон = −2.0 mA	2.4	_	V
LVTTL Output Low Voltage	*2		Vol	loL = +2.0 mA	_	0.4	V

**Notes:** \*1. lcc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.

- \*2. Voltages referenced to Vss (= 0 V)
- \*3. An initial pause (DESL on NOP) of 200  $\mu s$  is required after power-on followed by a minimum of eight Auto-refresh cycles.
- \*4. DC characteristics is the Serial PD standby state (V<sub>IN</sub> = GND or V<sub>CC</sub>).

#### ■ AC CHARACTERISTICS

#### (1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

No.	Parameter Notes		Symbol		S072BZ 75		S072BZ 02		2S072BZ 10	Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period	CL = 3	<b>t</b> cкз	7.5	_	10	_	10	_	ns
'	Clock Feriod	CL = 2	tck2	11.5	_	10	_	15	_	113
2	Clock High Time		<b>t</b> cH	2.5		3	_	3	_	ns
3	Clock Low Time		<b>t</b> cL	2.5		3	_	3	_	ns
4	Input Setup Time		tsı	2	_	2	_	2	_	ns
5	Input Hold Time		tнı	1	_	1	_	1	_	ns
6	Output Valid from Clock *1, *2	CL = 3	t <sub>AC3</sub>	_	6		6	_	6	ns
	(tclk = min)	CL = 2	<b>t</b> AC2		7	_	6	_	8	110
7	Output in Low-Z		<b>t</b> LZ	0	_	0	_	0	_	ns
8	Output in High-7 *3	CL = 3	tнzз	2	6	3	6	3	6	nc
٥	Output in High-Z *3	CL = 2	t <sub>HZ2</sub>	3	7	3	6	3	8	ns
9	Output Hold Time	CL = 3	4	2	_	3	_	3	_	20
9	Output Hold Time	CL = 2	<b>t</b> он	3	_	3	_	3	_	ns
10	Time between Auto-Refree Command Interval	sh	<b>t</b> REFI	_	15.6	_	15.6	_	15.6	μs
11	Time between Refresh		tref	_	65.6	_	65.6	_	65.6	ms
12	CKE Low (or CLK Low) Ho for Asynchronous Self-Rel Entry	tase	100	_	100	_	100	_	μs	
13	Transition Time		<b>t</b> T	0.5	2	0.5	2	0.5	2	ns
14	CKE Setup Time for Powe Exit	r Down	tcksp	3	_	3	_	3	_	ns

#### (2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter	Notes	Symbol		S072BZ 75	MB8502S072BZ -102		MB8502S072BZ -10		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	RAS Cycle Time	*4	<b>t</b> RC	67.5	_	70	_	80	_	ns
2	RAS Precharge Time		<b>t</b> RP	22.5	_	20	_	30	_	ns
3	RAS Active Time		<b>t</b> ras	45	100000	50	100000	50	100000	ns
4	RAS to CAS Delay Time	*5	<b>t</b> RCD	22.5	_	20	_	30	_	ns
5	Write Recovery Time		<b>t</b> wr	7.5		10	_	10	_	ns
6	Data-in to Precharge Lead	d Time	<b>t</b> DPL	7.5	_	10	_	10	_	ns
7	Data-in to Active/Refresh	CL = 3	<b>t</b> DAL3	2 cyc + trp	_	2 cyc +	_	2 cyc +	_	ns
'	Command Period	CL = 2	tDAL2	1 cyc + trp	_	1 cyc + trp	_	1 cyc + trp	_	ns
8	Mode Register Set Cycle Time		trsc	15	_	20	_	20	_	ns
9	RAS to RAS Bank Active Delay Time		<b>t</b> rrd	15	_	20	_	20	_	ns

#### (3) CLOCK COUNT FORMULA (\*6)


#### (4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

No.	Parameter		Symbol	MB8502S072BZ -75	MB8502S072BZ -102	MB8502S072BZ -10	Unit
1	CKE to Clock Disable		Іске	1	1	1	Cycle
2	DQM to Output in High-Z		lpqz	2	2	2	Cycle
3	DQM to Input Data Delay		IDQD	0	0	0	Cycle
4	Last Output to Write Command Delay		lowd	2	2	2	Cycle
5	Write Command to Input Data Delay		lowd	0	0	0	Cycle
_	Precharge to Output in High-Z Delay	CL = 3	Ігонз	3	3	3	Cycle
6		CL = 2	IROH2	2	2	2	Cycle
7	Burst Stop Command to Output in High-Z Delay	CL = 3	Івѕнз	3	3	3	Cycle
′		CL = 2	IBSH2	2	2	2	Cycle
8	CAS to CAS Delay (min)		Іссь	1	1	1	Cycle
9	CAS Bank Delay (min)		Ісво	1	1	1	Cycle

#### Notes: \*1. Assumes trcp is satisfied.

- \*2. tac also specifies the access time at burst mode except for first access.
- \*3. Specified where output buffer is no longer driven.
- \*4. Actual clock count of trc (IRc) will be sum of clock count of tras (IRAS) and trp (IRP).
- \*5. Operation within the tred (min) ensures that access time is determined by tred (min) + tred (max); if tred is greater than the specified tred (min), access time is determined by tred.
- \*6. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
  - All clock counts are calculated by a simple formula:
  - clock count equals base value divided by clock period (round off to a whole number).
- \*7. An initial pause (DESL on NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
- \*8. 1.4 V or VREF is the reference level for measuring timing of signals. Transition times are measured between Vℍ (min) and Vև (max).
- \*9. AC characteristics assume  $t_T = 1$  ns and 50 pF of capacitive load.

#### ■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



<sup>\*</sup>Source: See MB81F16822B Data Sheet for details on the electricals.

#### ■ SERIAL PRESENCE DETECT(SPD) FUNCTION

#### 1. PIN DESCRIPTIONS

#### SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD

#### SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

#### SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub> (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other.

#### 2. SPD OPERATIONS

#### **CLOCK and DATA CONVENTION**


Data states on the SDA can change only during SCL = Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

#### **START CONDITION**

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

#### **STOP CONDITION**

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



#### **ACKNOWLEDGE**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.


#### **SLAVE ADDRESS ADDRESSING**

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined by the state of the SA<sub>0</sub>, SA<sub>1</sub> and SA<sub>2</sub> inputs.

The last bit of the slave address defines the operation to be performed. When  $R/\overline{W}$  bit is "1", a read operation is selected, when  $R/\overline{W}$  bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of  $SA_0$ ,  $SA_1$ , and  $SA_2$  inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the SPD will execute a read or write operation.



#### 3. READ OPERATIONS


#### **CURRENT ADDRESS READ**

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/W bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.



#### **RANDOM READ**


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/ $\overline{W}$  bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/ $\overline{W}$  bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.



#### **SEQUENTIAL READ**

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.




#### 4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Value		Unit
Parameter	Note		Condition	Min.	Max.	Unit
Input Leakage Current		Sili	$0 \text{ V} \leq V_{IN} \leq V_{CC}$	-10	10	μΑ
Output Leakage Current		SILO	0 V ≤ Vouт ≤ Vcc	-10	10	μΑ
Output Low Voltage	*1	Svol	IoL = 3.0 mA	_	0.4	V

Note: \*1. Referenced to Vss.

#### 5. AC CHARACTERISTICS

No.	Parameter	Symbol	Value		Unit
NO.	Farameter		Min.	Max.	Offic
1	SCL Clock Frequency	fscL	_	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	taa	_	3.5	μs
4	Time the Bus Must Be Free Before a New Transmission Can Start	<b>t</b> BUF	4.7	_	μs
5	Start Condition Hold Time	<b>t</b> hd:sta	4.0	_	μs
6	Clock Low Period	<b>t</b> LOW	4.7	_	μs
7	Clock High Period	<b>t</b> HIGH	4.0	_	μs
8	Start Condition Setup Time	<b>t</b> su:sta	4.7	_	μs
9	Data in Hold Time	<b>t</b> hd:dat	0	_	μs
10	Data in Setup Time	<b>t</b> su:dat	250	_	ns
11	SDA and SCL Rise Time	tr	_	1	μs
12	SDA and SCL Fall Time	tr	_	300	ns
13	Stop Condition Setup Time	<b>t</b> su:sto	4.7	_	μs
14	Data Out Hold Time	<b>t</b> DH	100	_	ns
15	Write Cycle Time	<b>t</b> wr	_	15	ms



#### **■ PACKAGE DIMENSION**

168-pin plastic DIMM (socket type) (MDS-168P-P25)
T.B.D.
Dimension in mm (inches)

# **FUJITSU LIMITED**

For further information please contact:

#### Japan

**FUJITSU LIMITED** 

Corporate Global Business Support Division

**Electronic Devices** 

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9711

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.